




# Integrated Power Management for Active RFID

Mervin John, Jan Rabaey, Seth Sanders, UC Berkeley



## Node Powertrain Structure



### Goals:

- Architect power management system for wireless sensor elements
- Design strategies for power conversion from various energy sources to the energy storage device
- Design of integrated power management interfaces for sensor node subsystem loads.


## Energy Harvester Interface Challenges

- Solar Cell**
  - Outdoor: 15000  $\mu\text{W}/\text{cm}^2$
  - Indoor: 30  $\mu\text{W}/\text{cm}^2$
  - Single cell  $\sim 0.6V_{oc}$
  - MPPT  $\rightarrow$  optimum energy extraction
- Thermoelectric**
  - Low  $V_{oc}$ , 10mV/K
  - 10  $\mu\text{W}/\text{K}/\text{cm}^2$
  - Power changes w/ temp gradient
- Piezoelectric**
  - device resonance tuned to anticipated source frequency
  - AC output varies with vibration amplitude
  - 300  $\mu\text{W}/\text{cm}^2$

EE Labrad, UC Berkeley

## Active RFID Tag

- Self-powered Active RFID Tag
  - 10m communication (much further than passive RFID)
  - 50  $\mu\text{W}$  Wake-up RX Radio and 1mW TX
  - Self-contained (postage stamp footprint but only mm's thick)
  - Fully integrated IC (single die)
  - Small solar cell harvests enough energy for 24 hour operation




- Solar Cell
  - 2cmx1cm
  - 10 $\mu\text{W}$  avg (Indoor)
  - $V_{oc} = 2.4V, I_{sc} = 10\mu\text{A}$


- Printed Battery
  - 1cmx1cm
  - $V_{bat} \sim 1.1-1.9V$
  - Integration w/ substrate

- Loads (on Single Die)
  - 50  $\mu\text{W}$  RX
  - 1mW TX
  - 0.5V Logic
  - Power Management

## Multi-mode Operation



## Battery to Load Interface




## Load Power Requirements

Rail	SC Clk	State (WkUp, TX)	Peak/Avg Load	Max Time	Ripple (mV)	CI	Eng (uC)
Vdd1	100kHz	(X,X)	4uA	.4s	5mV	1.6	
Vdd2_Osc	400kHz	(1,0)	15.5/13.5 uA	4ms	1mV	20fF	0.06
Vdd2_RX	400kHz	(1,0)	120/100 uA	4ms	50mV	10pF	0.4
Vdd2_TX	20Mhz	(1,1)	8.5/7mA	10ms	50mV	20pF	70

- Multiple voltage rails needed
- Wide current load range 4uA->8mA (3 orders of magnitude)
- Wake-up RX and heavily duty-cycled TX
  - Reduces Eng/cycle for TX from 70uC to 7uC (1%) or .07uC (1%)
- Standby mode consumes the most energy per cycle
  - Reduce leakage in standby mode by power gating other rails


## Switched Cap Topology



- Topology Select
  - 2:1 or 3:1
  - 3:2 also possible but not needed for battery range

## Switched Cap Optimization

- Cap area, switching freq, and switch area need to be optimized
  - Highly iterative process but can simplify system-level optimizations using circuit-theory based dynamic model (M. Schemmel, 2007)
- 2 to 1V Conversion Ex.
  - CMOS 65nm process
  - Cap area: 0.25 mm<sup>2</sup>
- Losses:
  - SSL (main caps)
  - FSL (conduction)
  - Gate cap
  - Cap Bottom plate
  - Junction cap
- Adjust for efficiency
  - Frequency scaling
  - Switch scaling



## Future Work

- Efficiency improvements at lower power states (sub uW)
- Wider input voltage range (100mV->10V)
- More/finer conversion ratios
- Regulation over wide output load

## Acknowledgements

- Prof. Jan Rabaey and Prof. Seth Sanders
- Colleagues from Power, Active RFID, and Demand Response groups
- BWRC Sponsors
- SRC/Freescale Funding